

1 In the claims:

2 1. A method of writing to a memory array comprising a plurality of three terminal
3 memory cells, the method comprising:

4 applying a write voltage to a selected memory cell, the write voltage diffusing
5 conductive elements through the selected memory cell and changing a capacitance of the
6 memory cell.

7
8 2. The method of claim 1, wherein the step of applying a write voltage
9 comprises:
10 applying a voltage to a gate electrode of the selected memory cell.

11
12 3. The method of claim 2, wherein the step of applying a write voltage comprises:
13 applying a medium voltage to unselected data lines in the memory array; and
14 applying the medium voltage to unselected gate lines in the memory array.

15
16 4. The method of claim 2, wherein the selected memory cell includes a gate
17 insulator, the step of applying a write voltage comprising:
18 applying a write voltage sufficient to diffuse conductive elements of the gate
19 electrode through the gate insulator.

20
21 5. The method of claim 4, wherein the selected memory cell includes at least one
22 floating gate adjacent to the gate insulator, the step of applying a write voltage
23 comprising:
24 diffusing the conductive elements through the insulator so that the conductive
25 elements form a conductive path from the gate electrode to the floating gate.

26
27 6. The method of claim 2, wherein the selected memory cell comprises a
28 plurality of floating gates, the step of applying a write voltage comprising:
29 applying one of at least two write voltages to diffuse conductive elements from
30 one floating gate to another floating gate.

31
32 7. A memory cell, comprising:
33 a diffusive metal;
34 at least one floating gate;

1 a gate insulator disposed between the at least one floating gate and the diffusive
2 metal;
3 a channel region coupled to the gate insulator;
4 a source coupled to the channel region; and
5 a drain coupled to the channel region, wherein the diffusive metal is responsive to
6 a write voltage to diffuse conductive elements through the gate insulator.

7
8 8. The memory cell of claim 7, wherein the channel region, the source, and the
9 drain are parts of a continuous layer of semiconductor material.

10
11 9. The memory cell of claim 8, wherein the source and drain are doped regions of
12 the layer of semiconductor material.

13
14 10. The memory cell of claim 7, wherein the gate insulator extends between the
15 diffusive metal and the floating gate, and between the floating gate and the channel
16 region.

17
18 11. The memory cell of claim 10, wherein the diffusive metal is a gate electrode.

19
20 12. The memory cell of claim 7, wherein the at least one floating gate comprises a
21 plurality of floating gates, the gate insulator extending between the floating gates.

22
23 13. A memory array, comprising:

24 a substrate;
25 a plurality of gate lines disposed over the substrate;
26 a plurality of data lines crossing the gate lines and disposed over the substrate; and
27 a plurality of memory cells at crossing points of the gate lines and data lines, each
28 memory cell being coupled to a gate line and a data line that cross at the memory cell,
29 wherein a memory cell comprises:

30 a diffusive metal;
31 at least one floating gate;
32 a gate insulator disposed between the at least one floating gate and
33 the diffusive metal;
34 a channel region coupled to the gate insulator;

1 a source coupled to the channel region; and
2 a drain coupled to the channel region, wherein the diffusive metal
3 is responsive to a write voltage to diffuse conductive elements through the
4 gate insulator.
5

6 14. The memory array of claim 13, wherein the data lines comprise strips of
7 semiconductor material, the sources and the drains comprising doped regions of the data
8 lines.
9

10 15. The memory array of claim 13, wherein the gate insulator extends between
11 the diffusive metal and the floating gate, and between the floating gate and the channel
12 region.
13

14 16. The memory array of claim 13, wherein the gate lines are conductive lines
15 coupled to the memory cells, the diffusive metal comprising a part of a gate line.
16

17 17. The memory array of claim 13, wherein the at least one floating gate
18 comprises a plurality of floating gates, the gate insulator extending between the floating
19 gates.
20

21 18. The memory array of claim 13, wherein the gate lines comprise:
22 a first conductor disposed over the gate insulator; and
23 a second conductor coupled to the first conductor.
24

25 19. The memory array of claim 18, wherein the first conductor includes a
26 diffusive metal disposed between the insulator and the second conductor.
27

28 20. The memory array of claim 13, wherein the substrate comprises at least one
29 of a glass or a plastic.
30

31 21. A method of making a memory array, comprising:
32 providing a substrate;
33 forming a semiconductor layer over the substrate;
34 forming strips from the semiconductor layer;

1 forming an insulator over the strips;
2 forming a gate layer over the insulator;
3 patterning the gate layer and the insulator using a mask;
4 forming source/drains using the mask; and
5 forming gate lines over the insulator, wherein the gate lines comprise diffusive
6 metal or are electrically coupled to a diffusive metal gate electrode.

7
8 22. The method of claim 21, wherein the step of forming source/drains
9 comprises:

10 doping exposed regions of the semiconductor layer using the mask as a doping
11 mask.

12
13 23. The method of claim 21, wherein the step of forming gate lines comprises the
14 step of:

15 forming gate lines comprising a diffusive metal over the insulator.

16
17 24. The method of claim 21, comprising:

18 forming electrodes over the insulator, the electrodes comprising a diffusive metal.

19
20 25. The method of claim 21, wherein the step of providing a substrate comprises:
21 providing a substrate comprising one of a glass or a plastic.